提交 | 用户 | age
|
bfc108
|
1 |
;******************** (C) COPYRIGHT 2016 STMicroelectronics ********************
|
Q |
2 |
;* File Name : startup_stm32f030xc.s
|
|
3 |
;* Author : MCD Application Team
|
|
4 |
;* Description : STM32F030xc/STM32F030xb devices vector table for MDK-ARM toolchain.
|
|
5 |
;* This module performs:
|
|
6 |
;* - Set the initial SP
|
|
7 |
;* - Set the initial PC == Reset_Handler
|
|
8 |
;* - Set the vector table entries with the exceptions ISR address
|
|
9 |
;* - Branches to __main in the C library (which eventually
|
|
10 |
;* calls main()).
|
|
11 |
;* After Reset the CortexM0 processor is in Thread mode,
|
|
12 |
;* priority is Privileged, and the Stack is set to Main.
|
|
13 |
;* <<< Use Configuration Wizard in Context Menu >>>
|
|
14 |
;*******************************************************************************
|
|
15 |
;*
|
|
16 |
;* Redistribution and use in source and binary forms, with or without modification,
|
|
17 |
;* are permitted provided that the following conditions are met:
|
|
18 |
;* 1. Redistributions of source code must retain the above copyright notice,
|
|
19 |
;* this list of conditions and the following disclaimer.
|
|
20 |
;* 2. Redistributions in binary form must reproduce the above copyright notice,
|
|
21 |
;* this list of conditions and the following disclaimer in the documentation
|
|
22 |
;* and/or other materials provided with the distribution.
|
|
23 |
;* 3. Neither the name of STMicroelectronics nor the names of its contributors
|
|
24 |
;* may be used to endorse or promote products derived from this software
|
|
25 |
;* without specific prior written permission.
|
|
26 |
;*
|
|
27 |
;* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
28 |
;* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
29 |
;* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
|
30 |
;* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
|
|
31 |
;* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
32 |
;* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
|
|
33 |
;* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
|
|
34 |
;* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
|
|
35 |
;* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
36 |
;* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
37 |
;
|
|
38 |
;*******************************************************************************
|
|
39 |
|
|
40 |
; Amount of memory (in bytes) allocated for Stack
|
|
41 |
; Tailor this value to your application needs
|
|
42 |
; <h> Stack Configuration
|
|
43 |
; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
|
44 |
; </h>
|
|
45 |
|
|
46 |
Stack_Size EQU 0x00000400
|
|
47 |
|
|
48 |
AREA STACK, NOINIT, READWRITE, ALIGN=3
|
|
49 |
Stack_Mem SPACE Stack_Size
|
|
50 |
__initial_sp
|
|
51 |
|
|
52 |
|
|
53 |
; <h> Heap Configuration
|
|
54 |
; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
|
55 |
; </h>
|
|
56 |
|
|
57 |
Heap_Size EQU 0x00000200
|
|
58 |
|
|
59 |
AREA HEAP, NOINIT, READWRITE, ALIGN=3
|
|
60 |
__heap_base
|
|
61 |
Heap_Mem SPACE Heap_Size
|
|
62 |
__heap_limit
|
|
63 |
|
|
64 |
PRESERVE8
|
|
65 |
THUMB
|
|
66 |
|
|
67 |
|
|
68 |
; Vector Table Mapped to Address 0 at Reset
|
|
69 |
AREA RESET, DATA, READONLY
|
|
70 |
EXPORT __Vectors
|
|
71 |
EXPORT __Vectors_End
|
|
72 |
EXPORT __Vectors_Size
|
|
73 |
|
|
74 |
__Vectors DCD __initial_sp ; Top of Stack
|
|
75 |
DCD Reset_Handler ; Reset Handler
|
|
76 |
DCD NMI_Handler ; NMI Handler
|
|
77 |
DCD HardFault_Handler ; Hard Fault Handler
|
|
78 |
DCD 0 ; Reserved
|
|
79 |
DCD 0 ; Reserved
|
|
80 |
DCD 0 ; Reserved
|
|
81 |
DCD 0 ; Reserved
|
|
82 |
DCD 0 ; Reserved
|
|
83 |
DCD 0 ; Reserved
|
|
84 |
DCD 0 ; Reserved
|
|
85 |
DCD SVC_Handler ; SVCall Handler
|
|
86 |
DCD 0 ; Reserved
|
|
87 |
DCD 0 ; Reserved
|
|
88 |
DCD PendSV_Handler ; PendSV Handler
|
|
89 |
DCD SysTick_Handler ; SysTick Handler
|
|
90 |
|
|
91 |
; External Interrupts
|
|
92 |
DCD WWDG_IRQHandler ; Window Watchdog
|
|
93 |
DCD 0 ; Reserved
|
|
94 |
DCD RTC_IRQHandler ; RTC through EXTI Line
|
|
95 |
DCD FLASH_IRQHandler ; FLASH
|
|
96 |
DCD RCC_IRQHandler ; RCC
|
|
97 |
DCD EXTI0_1_IRQHandler ; EXTI Line 0 and 1
|
|
98 |
DCD EXTI2_3_IRQHandler ; EXTI Line 2 and 3
|
|
99 |
DCD EXTI4_15_IRQHandler ; EXTI Line 4 to 15
|
|
100 |
DCD 0 ; Reserved
|
|
101 |
DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1
|
|
102 |
DCD DMA1_Channel2_3_IRQHandler ; DMA1 Channel 2 and Channel 3
|
|
103 |
DCD DMA1_Channel4_5_IRQHandler ; DMA1 Channel 4 and Channel 5
|
|
104 |
DCD ADC1_IRQHandler ; ADC1
|
|
105 |
DCD TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
|
|
106 |
DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare
|
|
107 |
DCD 0 ; Reserved
|
|
108 |
DCD TIM3_IRQHandler ; TIM3
|
|
109 |
DCD TIM6_IRQHandler ; TIM6
|
|
110 |
DCD TIM7_IRQHandler ; TIM7
|
|
111 |
DCD TIM14_IRQHandler ; TIM14
|
|
112 |
DCD TIM15_IRQHandler ; TIM15
|
|
113 |
DCD TIM16_IRQHandler ; TIM16
|
|
114 |
DCD TIM17_IRQHandler ; TIM17
|
|
115 |
DCD I2C1_IRQHandler ; I2C1
|
|
116 |
DCD I2C2_IRQHandler ; I2C2
|
|
117 |
DCD SPI1_IRQHandler ; SPI1
|
|
118 |
DCD SPI2_IRQHandler ; SPI2
|
|
119 |
DCD USART1_IRQHandler ; USART1
|
|
120 |
DCD USART2_IRQHandler ; USART2
|
|
121 |
DCD USART3_6_IRQHandler ; USART3, USART4, USART5, USART6
|
|
122 |
|
|
123 |
__Vectors_End
|
|
124 |
|
|
125 |
__Vectors_Size EQU __Vectors_End - __Vectors
|
|
126 |
|
|
127 |
AREA |.text|, CODE, READONLY
|
|
128 |
|
|
129 |
; Reset handler routine
|
|
130 |
Reset_Handler PROC
|
|
131 |
EXPORT Reset_Handler [WEAK]
|
|
132 |
IMPORT __main
|
|
133 |
IMPORT SystemInit
|
|
134 |
LDR R0, =SystemInit
|
|
135 |
BLX R0
|
|
136 |
LDR R0, =__main
|
|
137 |
BX R0
|
|
138 |
ENDP
|
|
139 |
|
|
140 |
; Dummy Exception Handlers (infinite loops which can be modified)
|
|
141 |
|
|
142 |
NMI_Handler PROC
|
|
143 |
EXPORT NMI_Handler [WEAK]
|
|
144 |
B .
|
|
145 |
ENDP
|
|
146 |
HardFault_Handler\
|
|
147 |
PROC
|
|
148 |
EXPORT HardFault_Handler [WEAK]
|
|
149 |
B .
|
|
150 |
ENDP
|
|
151 |
SVC_Handler PROC
|
|
152 |
EXPORT SVC_Handler [WEAK]
|
|
153 |
B .
|
|
154 |
ENDP
|
|
155 |
PendSV_Handler PROC
|
|
156 |
EXPORT PendSV_Handler [WEAK]
|
|
157 |
B .
|
|
158 |
ENDP
|
|
159 |
SysTick_Handler PROC
|
|
160 |
EXPORT SysTick_Handler [WEAK]
|
|
161 |
B .
|
|
162 |
ENDP
|
|
163 |
|
|
164 |
Default_Handler PROC
|
|
165 |
|
|
166 |
EXPORT WWDG_IRQHandler [WEAK]
|
|
167 |
EXPORT RTC_IRQHandler [WEAK]
|
|
168 |
EXPORT FLASH_IRQHandler [WEAK]
|
|
169 |
EXPORT RCC_IRQHandler [WEAK]
|
|
170 |
EXPORT EXTI0_1_IRQHandler [WEAK]
|
|
171 |
EXPORT EXTI2_3_IRQHandler [WEAK]
|
|
172 |
EXPORT EXTI4_15_IRQHandler [WEAK]
|
|
173 |
EXPORT DMA1_Channel1_IRQHandler [WEAK]
|
|
174 |
EXPORT DMA1_Channel2_3_IRQHandler [WEAK]
|
|
175 |
EXPORT DMA1_Channel4_5_IRQHandler [WEAK]
|
|
176 |
EXPORT ADC1_IRQHandler [WEAK]
|
|
177 |
EXPORT TIM1_BRK_UP_TRG_COM_IRQHandler [WEAK]
|
|
178 |
EXPORT TIM1_CC_IRQHandler [WEAK]
|
|
179 |
EXPORT TIM3_IRQHandler [WEAK]
|
|
180 |
EXPORT TIM6_IRQHandler [WEAK]
|
|
181 |
EXPORT TIM7_IRQHandler [WEAK]
|
|
182 |
EXPORT TIM14_IRQHandler [WEAK]
|
|
183 |
EXPORT TIM15_IRQHandler [WEAK]
|
|
184 |
EXPORT TIM16_IRQHandler [WEAK]
|
|
185 |
EXPORT TIM17_IRQHandler [WEAK]
|
|
186 |
EXPORT I2C1_IRQHandler [WEAK]
|
|
187 |
EXPORT I2C2_IRQHandler [WEAK]
|
|
188 |
EXPORT SPI1_IRQHandler [WEAK]
|
|
189 |
EXPORT SPI2_IRQHandler [WEAK]
|
|
190 |
EXPORT USART1_IRQHandler [WEAK]
|
|
191 |
EXPORT USART2_IRQHandler [WEAK]
|
|
192 |
EXPORT USART3_6_IRQHandler [WEAK]
|
|
193 |
|
|
194 |
|
|
195 |
WWDG_IRQHandler
|
|
196 |
RTC_IRQHandler
|
|
197 |
FLASH_IRQHandler
|
|
198 |
RCC_IRQHandler
|
|
199 |
EXTI0_1_IRQHandler
|
|
200 |
EXTI2_3_IRQHandler
|
|
201 |
EXTI4_15_IRQHandler
|
|
202 |
DMA1_Channel1_IRQHandler
|
|
203 |
DMA1_Channel2_3_IRQHandler
|
|
204 |
DMA1_Channel4_5_IRQHandler
|
|
205 |
ADC1_IRQHandler
|
|
206 |
TIM1_BRK_UP_TRG_COM_IRQHandler
|
|
207 |
TIM1_CC_IRQHandler
|
|
208 |
TIM3_IRQHandler
|
|
209 |
TIM6_IRQHandler
|
|
210 |
TIM7_IRQHandler
|
|
211 |
TIM14_IRQHandler
|
|
212 |
TIM15_IRQHandler
|
|
213 |
TIM16_IRQHandler
|
|
214 |
TIM17_IRQHandler
|
|
215 |
I2C1_IRQHandler
|
|
216 |
I2C2_IRQHandler
|
|
217 |
SPI1_IRQHandler
|
|
218 |
SPI2_IRQHandler
|
|
219 |
USART1_IRQHandler
|
|
220 |
USART2_IRQHandler
|
|
221 |
USART3_6_IRQHandler
|
|
222 |
|
|
223 |
B .
|
|
224 |
|
|
225 |
ENDP
|
|
226 |
|
|
227 |
ALIGN
|
|
228 |
|
|
229 |
;*******************************************************************************
|
|
230 |
; User Stack and Heap initialization
|
|
231 |
;*******************************************************************************
|
|
232 |
IF :DEF:__MICROLIB
|
|
233 |
|
|
234 |
EXPORT __initial_sp
|
|
235 |
EXPORT __heap_base
|
|
236 |
EXPORT __heap_limit
|
|
237 |
|
|
238 |
ELSE
|
|
239 |
|
|
240 |
IMPORT __use_two_region_memory
|
|
241 |
EXPORT __user_initial_stackheap
|
|
242 |
|
|
243 |
__user_initial_stackheap
|
|
244 |
|
|
245 |
LDR R0, = Heap_Mem
|
|
246 |
LDR R1, =(Stack_Mem + Stack_Size)
|
|
247 |
LDR R2, = (Heap_Mem + Heap_Size)
|
|
248 |
LDR R3, = Stack_Mem
|
|
249 |
BX LR
|
|
250 |
|
|
251 |
ALIGN
|
|
252 |
|
|
253 |
ENDIF
|
|
254 |
|
|
255 |
END
|
|
256 |
|
|
257 |
;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
|