QuakeGod
2021-06-20 bfc108e6097eff2bec73050e261f3b9e5db447b7
提交 | 用户 | age
bfc108 1 ;******************** (C) COPYRIGHT 2016 STMicroelectronics ********************
Q 2 ;* File Name          : startup_stm32f038xx.s
3 ;* Author             : MCD Application Team
4 ;* Description        : STM32F038xx devices vector table for EWARM toolchain.
5 ;*                      This module performs:
6 ;*                      - Set the initial SP
7 ;*                      - Set the initial PC == __iar_program_start,
8 ;*                      - Set the vector table entries with the exceptions ISR 
9 ;*                        address,
10 ;*                      - Branches to main in the C library (which eventually
11 ;*                        calls main()).
12 ;*                      After Reset the Cortex-M0 processor is in Thread mode,
13 ;*                      priority is Privileged, and the Stack is set to Main.
14 ;*******************************************************************************
15 ;*
16 ;* Redistribution and use in source and binary forms, with or without modification,
17 ;* are permitted provided that the following conditions are met:
18 ;*   1. Redistributions of source code must retain the above copyright notice,
19 ;*      this list of conditions and the following disclaimer.
20 ;*   2. Redistributions in binary form must reproduce the above copyright notice,
21 ;*      this list of conditions and the following disclaimer in the documentation
22 ;*      and/or other materials provided with the distribution.
23 ;*   3. Neither the name of STMicroelectronics nor the names of its contributors
24 ;*      may be used to endorse or promote products derived from this software
25 ;*      without specific prior written permission.
26 ;*
27 ;* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
28 ;* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
29 ;* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
30 ;* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
31 ;* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
32 ;* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
33 ;* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
34 ;* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
35 ;* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
36 ;* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
37 ;*
38 ;*******************************************************************************
39 ;
40 ;
41 ; The modules in this file are included in the libraries, and may be replaced
42 ; by any user-defined modules that define the PUBLIC symbol _program_start or
43 ; a user defined start symbol.
44 ; To override the cstartup defined in the library, simply add your modified
45 ; version to the workbench project.
46 ;
47 ; The vector table is normally located at address 0.
48 ; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
49 ; The name "__vector_table" has special meaning for C-SPY:
50 ; it is where the SP start value is found, and the NVIC vector
51 ; table register (VTOR) is initialized to this address if != 0.
52 ;
53 ; Cortex-M version
54 ;
55
56         MODULE  ?cstartup
57
58         ;; Forward declaration of sections.
59         SECTION CSTACK:DATA:NOROOT(3)
60
61         SECTION .intvec:CODE:NOROOT(2)
62
63         EXTERN  __iar_program_start
64         EXTERN  SystemInit
65         PUBLIC  __vector_table
66
67         DATA
68 __vector_table
69         DCD     sfe(CSTACK)
70         DCD     Reset_Handler                  ; Reset Handler
71
72         DCD     NMI_Handler                    ; NMI Handler
73         DCD     HardFault_Handler              ; Hard Fault Handler
74         DCD     0                              ; Reserved
75         DCD     0                              ; Reserved
76         DCD     0                              ; Reserved
77         DCD     0                              ; Reserved
78         DCD     0                              ; Reserved
79         DCD     0                              ; Reserved
80         DCD     0                              ; Reserved
81         DCD     SVC_Handler                    ; SVCall Handler
82         DCD     0                              ; Reserved
83         DCD     0                              ; Reserved
84         DCD     PendSV_Handler                 ; PendSV Handler
85         DCD     SysTick_Handler                ; SysTick Handler
86
87         ; External Interrupts
88         DCD     WWDG_IRQHandler                ; Window Watchdog
89         DCD     0                              ; Reserved
90         DCD     RTC_IRQHandler                 ; RTC through EXTI Line
91         DCD     FLASH_IRQHandler               ; FLASH
92         DCD     RCC_IRQHandler                 ; RCC
93         DCD     EXTI0_1_IRQHandler             ; EXTI Line 0 and 1
94         DCD     EXTI2_3_IRQHandler             ; EXTI Line 2 and 3
95         DCD     EXTI4_15_IRQHandler            ; EXTI Line 4 to 15
96         DCD     0                              ; Reserved
97         DCD     DMA1_Channel1_IRQHandler       ; DMA1 Channel 1
98         DCD     DMA1_Channel2_3_IRQHandler     ; DMA1 Channel 2 and Channel 3
99         DCD     DMA1_Channel4_5_IRQHandler     ; DMA1 Channel 4 and Channel 5
100         DCD     ADC1_IRQHandler                ; ADC1 
101         DCD     TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
102         DCD     TIM1_CC_IRQHandler             ; TIM1 Capture Compare
103         DCD     TIM2_IRQHandler                ; TIM2
104         DCD     TIM3_IRQHandler                ; TIM3
105         DCD     0                              ; Reserved
106         DCD     0                              ; Reserved
107         DCD     TIM14_IRQHandler               ; TIM14
108         DCD     0                              ; Reserved
109         DCD     TIM16_IRQHandler               ; TIM16
110         DCD     TIM17_IRQHandler               ; TIM17
111         DCD     I2C1_IRQHandler                ; I2C1
112         DCD     0                              ; Reserved
113         DCD     SPI1_IRQHandler                ; SPI1
114         DCD     0                              ; Reserved
115         DCD     USART1_IRQHandler              ; USART1
116         
117 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
118 ;;
119 ;; Default interrupt handlers.
120 ;;
121         THUMB
122
123         PUBWEAK Reset_Handler
124         SECTION .text:CODE:NOROOT:REORDER(2)
125 Reset_Handler
126         LDR     R0, =SystemInit
127         BLX     R0
128         LDR     R0, =__iar_program_start
129         BX      R0
130         
131         PUBWEAK NMI_Handler
132         SECTION .text:CODE:NOROOT:REORDER(1)
133 NMI_Handler
134         B NMI_Handler
135
136         PUBWEAK HardFault_Handler
137         SECTION .text:CODE:NOROOT:REORDER(1)
138 HardFault_Handler
139         B HardFault_Handler
140
141         PUBWEAK SVC_Handler
142         SECTION .text:CODE:NOROOT:REORDER(1)
143 SVC_Handler
144         B SVC_Handler
145
146         PUBWEAK PendSV_Handler
147         SECTION .text:CODE:NOROOT:REORDER(1)
148 PendSV_Handler
149         B PendSV_Handler
150
151         PUBWEAK SysTick_Handler
152         SECTION .text:CODE:NOROOT:REORDER(1)
153 SysTick_Handler
154         B SysTick_Handler
155
156         PUBWEAK WWDG_IRQHandler
157         SECTION .text:CODE:NOROOT:REORDER(1)
158 WWDG_IRQHandler
159         B WWDG_IRQHandler
160
161         PUBWEAK RTC_IRQHandler
162         SECTION .text:CODE:NOROOT:REORDER(1)
163 RTC_IRQHandler
164         B RTC_IRQHandler
165
166         PUBWEAK FLASH_IRQHandler
167         SECTION .text:CODE:NOROOT:REORDER(1)
168 FLASH_IRQHandler
169         B FLASH_IRQHandler
170
171         PUBWEAK RCC_IRQHandler
172         SECTION .text:CODE:NOROOT:REORDER(1)
173 RCC_IRQHandler
174         B RCC_IRQHandler
175
176         PUBWEAK EXTI0_1_IRQHandler
177         SECTION .text:CODE:NOROOT:REORDER(1)
178 EXTI0_1_IRQHandler
179         B EXTI0_1_IRQHandler
180
181         PUBWEAK EXTI2_3_IRQHandler
182         SECTION .text:CODE:NOROOT:REORDER(1)
183 EXTI2_3_IRQHandler
184         B EXTI2_3_IRQHandler
185
186         PUBWEAK EXTI4_15_IRQHandler
187         SECTION .text:CODE:NOROOT:REORDER(1)
188 EXTI4_15_IRQHandler
189         B EXTI4_15_IRQHandler
190
191         PUBWEAK DMA1_Channel1_IRQHandler
192         SECTION .text:CODE:NOROOT:REORDER(1)
193 DMA1_Channel1_IRQHandler
194         B DMA1_Channel1_IRQHandler
195
196         PUBWEAK DMA1_Channel2_3_IRQHandler
197         SECTION .text:CODE:NOROOT:REORDER(1)
198 DMA1_Channel2_3_IRQHandler
199         B DMA1_Channel2_3_IRQHandler
200
201         PUBWEAK DMA1_Channel4_5_IRQHandler
202         SECTION .text:CODE:NOROOT:REORDER(1)
203 DMA1_Channel4_5_IRQHandler
204         B DMA1_Channel4_5_IRQHandler
205
206         PUBWEAK ADC1_IRQHandler
207         SECTION .text:CODE:NOROOT:REORDER(1)
208 ADC1_IRQHandler
209         B ADC1_IRQHandler
210
211         PUBWEAK TIM1_BRK_UP_TRG_COM_IRQHandler
212         SECTION .text:CODE:NOROOT:REORDER(1)
213 TIM1_BRK_UP_TRG_COM_IRQHandler
214         B TIM1_BRK_UP_TRG_COM_IRQHandler
215
216         PUBWEAK TIM1_CC_IRQHandler
217         SECTION .text:CODE:NOROOT:REORDER(1)
218 TIM1_CC_IRQHandler
219         B TIM1_CC_IRQHandler
220
221         PUBWEAK TIM2_IRQHandler
222         SECTION .text:CODE:NOROOT:REORDER(1)
223 TIM2_IRQHandler
224         B TIM2_IRQHandler
225
226         PUBWEAK TIM3_IRQHandler
227         SECTION .text:CODE:NOROOT:REORDER(1)
228 TIM3_IRQHandler
229         B TIM3_IRQHandler
230
231         PUBWEAK TIM14_IRQHandler
232         SECTION .text:CODE:NOROOT:REORDER(1)
233 TIM14_IRQHandler
234         B TIM14_IRQHandler
235
236         PUBWEAK TIM16_IRQHandler
237         SECTION .text:CODE:NOROOT:REORDER(1)
238 TIM16_IRQHandler
239         B TIM16_IRQHandler
240
241         PUBWEAK TIM17_IRQHandler
242         SECTION .text:CODE:NOROOT:REORDER(1)
243 TIM17_IRQHandler
244         B TIM17_IRQHandler
245
246         PUBWEAK I2C1_IRQHandler
247         SECTION .text:CODE:NOROOT:REORDER(1)
248 I2C1_IRQHandler
249         B I2C1_IRQHandler
250
251         PUBWEAK SPI1_IRQHandler
252         SECTION .text:CODE:NOROOT:REORDER(1)
253 SPI1_IRQHandler
254         B SPI1_IRQHandler
255
256         PUBWEAK USART1_IRQHandler
257         SECTION .text:CODE:NOROOT:REORDER(1)
258 USART1_IRQHandler
259         B USART1_IRQHandler
260
261         
262         END
263 ;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****