F030C8T6_Kbus_MIX.git

QuakeGod

2024-07-27 842bb64195f958b050867c50db66fc0aa413dafb

提交 \| 用户 \| age
8b51c7	1	/**
Q	2	******************************************************************************
	3	* @file stm32f0xx_it.c
	4	* @brief Interrupt Service Routines.
	5	******************************************************************************
	6	*
	7	* COPYRIGHT(c) 2018 STMicroelectronics
	8	*
	9	* Redistribution and use in source and binary forms, with or without modification,
	10	* are permitted provided that the following conditions are met:
	11	* 1. Redistributions of source code must retain the above copyright notice,
	12	* this list of conditions and the following disclaimer.
	13	* 2. Redistributions in binary form must reproduce the above copyright notice,
	14	* this list of conditions and the following disclaimer in the documentation
	15	* and/or other materials provided with the distribution.
	16	* 3. Neither the name of STMicroelectronics nor the names of its contributors
	17	* may be used to endorse or promote products derived from this software
	18	* without specific prior written permission.
	19	*
	20	* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
	21	* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
	22	* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	23	* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
	24	* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
	25	* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
	26	* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
	27	* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
	28	* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
	29	* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	30	*
	31	******************************************************************************
	32	*/
	33	/* Includes ------------------------------------------------------------------*/
	34	#include "stm32f0xx_hal.h"
	35	#include "stm32f0xx.h"
	36	#include "stm32f0xx_it.h"
	37
	38	/* USER CODE BEGIN 0 */
	39	#include "functions.h"
	40	/* USER CODE END 0 */
	41
	42	/* External variables --------------------------------------------------------*/
	43
	44	/******************************************************************************/
	45	/* Cortex-M0 Processor Interruption and Exception Handlers */
	46	/******************************************************************************/
	47
	48	/**
	49	* @brief This function handles Non maskable interrupt.
	50	*/
	51	void NMI_Handler(void)
	52	{
	53	/* USER CODE BEGIN NonMaskableInt_IRQn 0 */
	54
	55	/* USER CODE END NonMaskableInt_IRQn 0 */
	56	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	57
	58	/* USER CODE END NonMaskableInt_IRQn 1 */
	59	}
	60
	61	/**
	62	* @brief This function handles Hard fault interrupt.
	63	*/
	64	void HardFault_Handler(void)
	65	{
	66	/* USER CODE BEGIN HardFault_IRQn 0 */
	67
	68	/* USER CODE END HardFault_IRQn 0 */
	69	while (1)
	70	{
	71	/* USER CODE BEGIN W1_HardFault_IRQn 0 */
	72	/* USER CODE END W1_HardFault_IRQn 0 */
	73	}
	74	/* USER CODE BEGIN HardFault_IRQn 1 */
	75
	76	/* USER CODE END HardFault_IRQn 1 */
	77	}
	78
	79	/**
	80	* @brief This function handles System service call via SWI instruction.
	81	*/
	82	void SVC_Handler(void)
	83	{
	84	/* USER CODE BEGIN SVC_IRQn 0 */
	85
	86	/* USER CODE END SVC_IRQn 0 */
	87	/* USER CODE BEGIN SVC_IRQn 1 */
	88
	89	/* USER CODE END SVC_IRQn 1 */
	90	}
	91
	92	/**
	93	* @brief This function handles Pendable request for system service.
	94	*/
	95	void PendSV_Handler(void)
	96	{
	97	/* USER CODE BEGIN PendSV_IRQn 0 */
	98	SCB->ICSR=SCB_ICSR_PENDSVCLR_Msk; //1<<SCB_ICSR_PENDSVCLR_Pos;
	99	// NVIC_ClearPendingIRQ(PendSV_IRQn);
	100	PendSvCount++;
	101	// NVIC_DisableIRQ(PendSV_IRQn);
	102	PendSvCallBack();
	103	/* USER CODE END PendSV_IRQn 0 */
	104	/* USER CODE BEGIN PendSV_IRQn 1 */
	105
	106	/* USER CODE END PendSV_IRQn 1 */
	107	}
	108
	109	/**
	110	* @brief This function handles System tick timer.
	111	*/
	112	void SysTick_Handler(void)
	113	{
	114	/* USER CODE BEGIN SysTick_IRQn 0 */
	115
	116	/* USER CODE END SysTick_IRQn 0 */
	117	HAL_IncTick();
	118	HAL_SYSTICK_IRQHandler();
	119	/* USER CODE BEGIN SysTick_IRQn 1 */
	120
	121	/* USER CODE END SysTick_IRQn 1 */
	122	}
	123
	124	/******************************************************************************/
	125	/* STM32F0xx Peripheral Interrupt Handlers */
	126	/* Add here the Interrupt Handlers for the used peripherals. */
	127	/* For the available peripheral interrupt handler names, */
	128	/* please refer to the startup file (startup_stm32f0xx.s). */
	129	/******************************************************************************/
	130	/**
	131	* @brief This function handles TIM6 global interrupt.
	132	*/
	133	void TIM6_IRQHandler(void)
	134	{
	135	/* USER CODE BEGIN TIM6_IRQn 0 */
	136	if (LL_TIM_IsActiveFlag_UPDATE(TIM6)) { LL_TIM_ClearFlag_UPDATE(TIM6);}
	137
	138	// KMem.SDD[46]+=1000;
	139	// KMem.SDT[93] = LL_TIM_GetCounter(TIM6);
	140	/* USER CODE END TIM6_IRQn 0 */
	141	/* USER CODE BEGIN TIM6_IRQn 1 */
	142
	143	/* USER CODE END TIM6_IRQn 1 */
	144	}
	145
	146	/**
	147	* @brief This function handles DMA1 channel 2 and 3 interrupts.
	148	*/
	149	void DMA1_Channel2_3_IRQHandler(void)
	150	{
	151	/* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */
	152	Uart1Stat.DMACount++;
	153	if (LL_DMA_IsActiveFlag_TC2(DMA1))
	154	{
	155
	156	Uart1Stat.SendBytes+=Uart1Stat.DMASendLen;
	157	DelData(&Uart1Stat.QTx,Uart1Stat.DMASendLen);
	158	LL_DMA_ClearFlag_TC2(DMA1);
	159
	160	if (!IsEmpty(&Uart1Stat.QTx))
	161	{
	162	int len1=GetContinueData(&Uart1Stat.QTx);
	163	// if (len1>128) len1=128;
	164	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_2);
	165	LL_DMA_SetMemoryAddress(DMA1,LL_DMA_CHANNEL_2,(uint32_t)GetReadBuffer(&Uart1Stat.QTx));
	166	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_2,len1);
	167	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_2);
	168	Uart1Stat.DMASendLen=len1;
	169	LL_USART_EnableDMAReq_TX(USART1);
	170	}
	171	else
	172	{
	173	Uart1Stat.DMASendLen=0;
	174	Uart1Stat.bSending=0;
	175	}
	176	}
	177	/* USER CODE END DMA1_Channel2_3_IRQn 0 */
	178
	179	/* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */
	180	if (LL_DMA_IsActiveFlag_TC3(DMA1))
	181	{
	182	LL_DMA_ClearFlag_TC3(DMA1);
	183
	184	}
	185	/* USER CODE END DMA1_Channel2_3_IRQn 1 */
	186	}
	187
	188	void DMA1_Channel4_5_IRQHandler(void)
	189	{
	190	/* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */
	191	Uart2Stat.DMACount++;
	192	if (LL_DMA_IsActiveFlag_TC4(DMA1))
	193	{
	194	LL_DMA_ClearFlag_TC4(DMA1);
	195	/*
	196	Uart2Stat.SendBytes+=Uart2Stat.DMASendLen;
	197	DelData(&Uart2Stat.QTx,Uart2Stat.DMASendLen);
	198
	199
	200	if (!IsEmpty(&Uart2Stat.QTx))
	201	{
	202	int len1=GetContinueData(&Uart2Stat.QTx);
	203	// if (len1>128) len1=128;
	204	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_4);
	205	LL_DMA_SetMemoryAddress(DMA1,LL_DMA_CHANNEL_4,(uint32_t)GetReadBuffer(&Uart2Stat.QTx));
	206	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_4,len1);
	207	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_4);
	208	Uart2Stat.DMASendLen=len1;
	209	LL_USART_EnableDMAReq_TX(USART2);
	210	}
	211	else
	212	*/
	213	{
	214	Uart2Stat.DMASendLen=0;
	215	Uart2Stat.bSending=0;
	216	}
	217	}
	218	/* USER CODE END DMA1_Channel4_5_IRQn 0 */
	219
	220	/* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */
	221	if (LL_DMA_IsActiveFlag_TC5(DMA1))
	222	{
	223	LL_DMA_ClearFlag_TC5(DMA1);
	224
	225
	226	}
	227	/* USER CODE END DMA1_Channel4_5_IRQn 1 */
	228	}
	229
	230	void SPI1_IRQHandler(void)
	231	{
	232	/* USER CODE BEGIN SPI1_IRQn 0 */
	233	SPI1_IRQ_CallBack();
	234	/* USER CODE END SPI1_IRQn 0 */
	235	/* USER CODE BEGIN SPI1_IRQn 1 */
	236
	237	/* USER CODE END SPI1_IRQn 1 */
	238	}
	239
	240	/**
	241	* @brief This function handles USART1 global interrupt.
	242	*/
	243	void USART1_IRQHandler(void)
	244	{
	245	/* USER CODE BEGIN USART1_IRQn 0 */
	246	// LL_GPIO_TogglePin(GPIOB,LL_GPIO_PIN_7);
	247
	248	if (LL_USART_IsActiveFlag_RXNE(USART1))
	249	{
842bb6	250	// Uart1BaudGot=1;
Q	251	// Uart1BaudFirstGot=1;
	252	// Uart1Stat.RXNECount++;
8b51c7	253	unsigned char ch=LL_USART_ReceiveData8(USART1);
Q	254	// PushOne(&Uart1Stat.QRx,ch);
	255	Uart1Stat.RecvBytes++;
842bb6	256	Uart1RecvBuf1[Uart1RecvBuf1DataLen]=ch;
Q	257	if (Uart1RecvBuf1DataLen <RX1BUFSIZE -1 ) {
	258	Uart1RecvBuf1DataLen++;
	259	}
8b51c7	260	//LL_USART_TransmitData8(USART1,ch);
Q	261	}
	262	if (LL_USART_IsActiveFlag_ORE(USART1))
	263	{
	264	LL_USART_ClearFlag_ORE(USART1);
842bb6	265	LL_USART_DisableOverrunDetect(USART1);
8b51c7	266	Uart1Stat.OverRunCount++;
Q	267	}
	268	if (LL_USART_IsEnabledIT_IDLE(USART1)&&LL_USART_IsActiveFlag_IDLE(USART1))
	269	{//接收完成
	270	LL_USART_ClearFlag_IDLE(USART1);
	271	Uart1RecvDone();
	272	}
	273	/* USER CODE END USART1_IRQn 0 */
	274	/* USER CODE BEGIN USART1_IRQn 1 */
	275	if (LL_USART_IsActiveFlag_TC(USART1))
	276	{//发送完成
	277	LL_USART_ClearFlag_TC(USART1);
	278	Uart1SendDone();
	279	}
	280	/* USER CODE END USART1_IRQn 1 */
	281	}
	282
	283	void USART2_IRQHandler(void)
	284	{
	285	/* USER CODE BEGIN USART2_IRQn 0 */
	286	// LL_GPIO_TogglePin(GPIOB,LL_GPIO_PIN_7);
	287
	288	if (LL_USART_IsActiveFlag_RXNE(USART2))
	289	{
	290	// unsigned char ch=LL_USART_ReceiveData8(USART2);
	291	// Uart2Stat.RXNECount++;
	292	// PushOne(&Uart2Stat.QRx,ch);
	293	// Uart2Stat.RecvBytes++;
	294	// Uart2RecvBuf1[Uart2RecvBuf1DataLen++]=ch;
	295
	296	//LL_USART_TransmitData8(USART2,ch);
	297	}
	298	if (LL_USART_IsActiveFlag_ORE(USART2))
	299	{
	300	LL_USART_ClearFlag_ORE(USART2);
842bb6	301	LL_USART_DisableOverrunDetect(USART2);
8b51c7	302	Uart2Stat.OverRunCount++;
Q	303	}
	304	if (LL_USART_IsEnabledIT_IDLE(USART2)&&LL_USART_IsActiveFlag_IDLE(USART2))
	305	{//接收完成
	306	LL_USART_ClearFlag_IDLE(USART2);
	307	Uart2RecvDone();
	308	}
	309	/* USER CODE END USART2_IRQn 0 */
	310	/* USER CODE BEGIN USART2_IRQn 1 */
	311	if (LL_USART_IsActiveFlag_TC(USART2))
	312	{//发送完成
	313	LL_USART_ClearFlag_TC(USART2);
	314	Uart2SendDone();
	315	}
	316	/* USER CODE END USART2_IRQn 1 */
	317	}
	318
	319	void USART3_6_IRQHandler(void)
	320	{
	321	/* USER CODE BEGIN USART3_6_IRQn 0 */
	322
842bb6	323	if (LL_USART_IsActiveFlag_RXNE(USART3))
Q	324	{
	325	unsigned char ch=LL_USART_ReceiveData8(USART3);
	326	// Uart3Stat.RXNECount++;
	327	// Uart3Stat.RecvBytes++;
	328	if (Uart3RecvBuf1DataLen < UART3RXBUFSIZE -1) {
	329	Uart3RxBuf[Uart3RecvBuf1DataLen++]=ch;
	330	}
	331	}
	332	if (LL_USART_IsActiveFlag_TXE(USART3))
	333	{
	334	if (Uart3SentLen >= Uart3ToSendLen)
	335	{
	336	Uart3SentLen = 0;
	337	Uart3ToSendLen = 0;
	338	LL_USART_DisableIT_TXE(USART3);
	339	}else
	340	{
	341	unsigned char ch=Uart3TxBuf[Uart3SentLen++];
	342	LL_USART_TransmitData8(USART3,ch);
	343	}
	344	}
	345	if (LL_USART_IsActiveFlag_ORE(USART3))
	346	{
	347	LL_USART_ClearFlag_ORE(USART3);
	348	LL_USART_DisableOverrunDetect(USART3);
	349	// Uart3Stat.OverRunCount++;
	350	}
	351	if (LL_USART_IsEnabledIT_IDLE(USART3)&&LL_USART_IsActiveFlag_IDLE(USART3))
	352	{//接收完成
	353	LL_USART_ClearFlag_IDLE(USART3);
	354	Uart3RecvDone();
	355	}
	356	if (LL_USART_IsActiveFlag_TC(USART3))
	357	{//发送完成
	358	LL_USART_ClearFlag_TC(USART3);
	359	Uart3SendDone();
	360	}
	361
8b51c7	362	if (LL_USART_IsActiveFlag_RXNE(USART5))
Q	363	{
	364	unsigned char ch=LL_USART_ReceiveData8(USART5);
	365	// Uart5Stat.RXNECount++;
	366	// Uart5Stat.RecvBytes++;
842bb6	367	if (Uart5RecvBuf1DataLen < UART5RXBUFSIZE -1) {
8b51c7	368	Uart5RxBuf[Uart5RecvBuf1DataLen++]=ch;
Q	369	}
	370	}
	371	if (LL_USART_IsActiveFlag_TXE(USART5))
	372	{
	373	if (Uart5SentLen >= Uart5ToSendLen)
	374	{
	375	Uart5SentLen = 0;
	376	Uart5ToSendLen = 0;
	377	LL_USART_DisableIT_TXE(USART5);
	378	}else
	379	{
	380	unsigned char ch=Uart5TxBuf[Uart5SentLen++];
	381	LL_USART_TransmitData8(USART5,ch);
	382	}
	383	}
	384	if (LL_USART_IsActiveFlag_ORE(USART5))
	385	{
	386	LL_USART_ClearFlag_ORE(USART5);
	387	// Uart5Stat.OverRunCount++;
	388	}
	389	if (LL_USART_IsEnabledIT_IDLE(USART5)&&LL_USART_IsActiveFlag_IDLE(USART5))
	390	{//接收完成
	391	LL_USART_ClearFlag_IDLE(USART5);
	392	Uart5RecvDone();
	393	}
	394	if (LL_USART_IsActiveFlag_TC(USART5))
	395	{//发送完成
	396	LL_USART_ClearFlag_TC(USART5);
	397	Uart5SendDone();
	398	}
	399
	400
	401
	402	if (LL_USART_IsActiveFlag_RXNE(USART6))
	403	{
	404	unsigned char ch=LL_USART_ReceiveData8(USART6);
	405	// Uart6Stat.RXNECount++;
	406	// Uart6Stat.RecvBytes++;
842bb6	407	if (Uart6RecvBuf1DataLen < UART6RXBUFSIZE -1) {
8b51c7	408	Uart6RxBuf[Uart6RecvBuf1DataLen++]=ch;
Q	409	}
	410	}
	411	if (LL_USART_IsActiveFlag_TXE(USART6))
	412	{
	413	if (Uart6SentLen >= Uart6ToSendLen)
	414	{
	415	Uart6SentLen = 0;
	416	Uart6ToSendLen = 0;
	417	LL_USART_DisableIT_TXE(USART6);
	418	}else
	419	{
	420	unsigned char ch=Uart6TxBuf[Uart6SentLen++];
	421	LL_USART_TransmitData8(USART6,ch);
	422	}
	423	}
	424	if (LL_USART_IsActiveFlag_ORE(USART6))
	425	{
	426	LL_USART_ClearFlag_ORE(USART6);
	427	// Uart6Stat.OverRunCount++;
	428	}
	429	if (LL_USART_IsEnabledIT_IDLE(USART6)&&LL_USART_IsActiveFlag_IDLE(USART6))
	430	{//接收完成
	431	LL_USART_ClearFlag_IDLE(USART6);
	432	Uart6RecvDone();
	433	}
	434	if (LL_USART_IsActiveFlag_TC(USART6))
	435	{//发送完成
	436	LL_USART_ClearFlag_TC(USART6);
	437	Uart6SendDone();
	438	}
	439
	440	}
	441
	442
	443	/* USER CODE BEGIN 1 */
	444
	445	/* USER CODE END 1 */
	446	/********************** (C) COPYRIGHT STMicroelectronics *END OF FILE**/