| 提交 | 用户 | age | ||
| 483170 | 1 | ;******************** (C) COPYRIGHT 2016 STMicroelectronics ******************** |
| Q | 2 | ;* File Name : startup_stm32f042x6.s |
| 3 | ;* Author : MCD Application Team | |
| 4 | ;* Description : STM32F042x4/STM32F042x6 devices vector table for EWARM toolchain. | |
| 5 | ;* This module performs: | |
| 6 | ;* - Set the initial SP | |
| 7 | ;* - Set the initial PC == __iar_program_start, | |
| 8 | ;* - Set the vector table entries with the exceptions ISR | |
| 9 | ;* address, | |
| 10 | ;* - Branches to main in the C library (which eventually | |
| 11 | ;* calls main()). | |
| 12 | ;* After Reset the Cortex-M0 processor is in Thread mode, | |
| 13 | ;* priority is Privileged, and the Stack is set to Main. | |
| 14 | ;******************************************************************************* | |
| 15 | ;* | |
| 16 | ;* Redistribution and use in source and binary forms, with or without modification, | |
| 17 | ;* are permitted provided that the following conditions are met: | |
| 18 | ;* 1. Redistributions of source code must retain the above copyright notice, | |
| 19 | ;* this list of conditions and the following disclaimer. | |
| 20 | ;* 2. Redistributions in binary form must reproduce the above copyright notice, | |
| 21 | ;* this list of conditions and the following disclaimer in the documentation | |
| 22 | ;* and/or other materials provided with the distribution. | |
| 23 | ;* 3. Neither the name of STMicroelectronics nor the names of its contributors | |
| 24 | ;* may be used to endorse or promote products derived from this software | |
| 25 | ;* without specific prior written permission. | |
| 26 | ;* | |
| 27 | ;* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" | |
| 28 | ;* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE | |
| 29 | ;* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE | |
| 30 | ;* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE | |
| 31 | ;* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL | |
| 32 | ;* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR | |
| 33 | ;* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER | |
| 34 | ;* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, | |
| 35 | ;* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE | |
| 36 | ;* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. | |
| 37 | ;* | |
| 38 | ;******************************************************************************* | |
| 39 | ; | |
| 40 | ; | |
| 41 | ; The modules in this file are included in the libraries, and may be replaced | |
| 42 | ; by any user-defined modules that define the PUBLIC symbol _program_start or | |
| 43 | ; a user defined start symbol. | |
| 44 | ; To override the cstartup defined in the library, simply add your modified | |
| 45 | ; version to the workbench project. | |
| 46 | ; | |
| 47 | ; The vector table is normally located at address 0. | |
| 48 | ; When debugging in RAM, it can be located in RAM, aligned to at least 2^6. | |
| 49 | ; The name "__vector_table" has special meaning for C-SPY: | |
| 50 | ; it is where the SP start value is found, and the NVIC vector | |
| 51 | ; table register (VTOR) is initialized to this address if != 0. | |
| 52 | ; | |
| 53 | ; Cortex-M version | |
| 54 | ; | |
| 55 | ||
| 56 | MODULE ?cstartup | |
| 57 | ||
| 58 | ;; Forward declaration of sections. | |
| 59 | SECTION CSTACK:DATA:NOROOT(3) | |
| 60 | ||
| 61 | SECTION .intvec:CODE:NOROOT(2) | |
| 62 | ||
| 63 | EXTERN __iar_program_start | |
| 64 | EXTERN SystemInit | |
| 65 | PUBLIC __vector_table | |
| 66 | ||
| 67 | DATA | |
| 68 | __vector_table | |
| 69 | DCD sfe(CSTACK) | |
| 70 | DCD Reset_Handler ; Reset Handler | |
| 71 | ||
| 72 | DCD NMI_Handler ; NMI Handler | |
| 73 | DCD HardFault_Handler ; Hard Fault Handler | |
| 74 | DCD 0 ; Reserved | |
| 75 | DCD 0 ; Reserved | |
| 76 | DCD 0 ; Reserved | |
| 77 | DCD 0 ; Reserved | |
| 78 | DCD 0 ; Reserved | |
| 79 | DCD 0 ; Reserved | |
| 80 | DCD 0 ; Reserved | |
| 81 | DCD SVC_Handler ; SVCall Handler | |
| 82 | DCD 0 ; Reserved | |
| 83 | DCD 0 ; Reserved | |
| 84 | DCD PendSV_Handler ; PendSV Handler | |
| 85 | DCD SysTick_Handler ; SysTick Handler | |
| 86 | ||
| 87 | ; External Interrupts | |
| 88 | DCD WWDG_IRQHandler ; Window Watchdog | |
| 89 | DCD PVD_VDDIO2_IRQHandler ; PVD and VDDIO2 through EXTI Line detect | |
| 90 | DCD RTC_IRQHandler ; RTC through EXTI Line | |
| 91 | DCD FLASH_IRQHandler ; FLASH | |
| 92 | DCD RCC_CRS_IRQHandler ; RCC and CRS | |
| 93 | DCD EXTI0_1_IRQHandler ; EXTI Line 0 and 1 | |
| 94 | DCD EXTI2_3_IRQHandler ; EXTI Line 2 and 3 | |
| 95 | DCD EXTI4_15_IRQHandler ; EXTI Line 4 to 15 | |
| 96 | DCD TSC_IRQHandler ; TSC | |
| 97 | DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1 | |
| 98 | DCD DMA1_Channel2_3_IRQHandler ; DMA1 Channel 2 and Channel 3 | |
| 99 | DCD DMA1_Channel4_5_IRQHandler ; DMA1 Channel 4 and Channel 5 | |
| 100 | DCD ADC1_IRQHandler ; ADC1 | |
| 101 | DCD TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation | |
| 102 | DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare | |
| 103 | DCD TIM2_IRQHandler ; TIM2 | |
| 104 | DCD TIM3_IRQHandler ; TIM3 | |
| 105 | DCD 0 ; Reserved | |
| 106 | DCD 0 ; Reserved | |
| 107 | DCD TIM14_IRQHandler ; TIM14 | |
| 108 | DCD 0 ; Reserved | |
| 109 | DCD TIM16_IRQHandler ; TIM16 | |
| 110 | DCD TIM17_IRQHandler ; TIM17 | |
| 111 | DCD I2C1_IRQHandler ; I2C1 | |
| 112 | DCD 0 ; Reserved | |
| 113 | DCD SPI1_IRQHandler ; SPI1 | |
| 114 | DCD SPI2_IRQHandler ; SPI2 | |
| 115 | DCD USART1_IRQHandler ; USART1 | |
| 116 | DCD USART2_IRQHandler ; USART2 | |
| 117 | DCD 0 ; Reserved | |
| 118 | DCD CEC_CAN_IRQHandler ; CEC and CAN | |
| 119 | DCD USB_IRQHandler ; USB | |
| 120 | ||
| 121 | ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; | |
| 122 | ;; | |
| 123 | ;; Default interrupt handlers. | |
| 124 | ;; | |
| 125 | THUMB | |
| 126 | ||
| 127 | PUBWEAK Reset_Handler | |
| 128 | SECTION .text:CODE:NOROOT:REORDER(2) | |
| 129 | Reset_Handler | |
| 130 | ||
| 131 | LDR R0, =sfe(CSTACK) ; set stack pointer | |
| 132 | MSR MSP, R0 | |
| 133 | ||
| 134 | ;;Check if boot space corresponds to test memory | |
| 135 | LDR R0,=0x00000004 | |
| 136 | LDR R1, [R0] | |
| 137 | LSRS R1, R1, #24 | |
| 138 | LDR R2,=0x1F | |
| 139 | CMP R1, R2 | |
| 140 | ||
| 141 | BNE ApplicationStart | |
| 142 | ;; SYSCFG clock enable | |
| 143 | LDR R0,=0x40021018 | |
| 144 | LDR R1,=0x00000001 | |
| 145 | STR R1, [R0] | |
| 146 | ||
| 147 | ;; Set CFGR1 register with flash memory remap at address 0 | |
| 148 | ||
| 149 | LDR R0,=0x40010000 | |
| 150 | LDR R1,=0x00000000 | |
| 151 | STR R1, [R0] | |
| 152 | ApplicationStart | |
| 153 | LDR R0, =SystemInit | |
| 154 | BLX R0 | |
| 155 | LDR R0, =__iar_program_start | |
| 156 | BX R0 | |
| 157 | ||
| 158 | PUBWEAK NMI_Handler | |
| 159 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 160 | NMI_Handler | |
| 161 | B NMI_Handler | |
| 162 | ||
| 163 | PUBWEAK HardFault_Handler | |
| 164 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 165 | HardFault_Handler | |
| 166 | B HardFault_Handler | |
| 167 | ||
| 168 | PUBWEAK SVC_Handler | |
| 169 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 170 | SVC_Handler | |
| 171 | B SVC_Handler | |
| 172 | ||
| 173 | PUBWEAK PendSV_Handler | |
| 174 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 175 | PendSV_Handler | |
| 176 | B PendSV_Handler | |
| 177 | ||
| 178 | PUBWEAK SysTick_Handler | |
| 179 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 180 | SysTick_Handler | |
| 181 | B SysTick_Handler | |
| 182 | ||
| 183 | PUBWEAK WWDG_IRQHandler | |
| 184 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 185 | WWDG_IRQHandler | |
| 186 | B WWDG_IRQHandler | |
| 187 | ||
| 188 | PUBWEAK PVD_VDDIO2_IRQHandler | |
| 189 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 190 | PVD_VDDIO2_IRQHandler | |
| 191 | B PVD_VDDIO2_IRQHandler | |
| 192 | ||
| 193 | PUBWEAK RTC_IRQHandler | |
| 194 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 195 | RTC_IRQHandler | |
| 196 | B RTC_IRQHandler | |
| 197 | ||
| 198 | PUBWEAK FLASH_IRQHandler | |
| 199 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 200 | FLASH_IRQHandler | |
| 201 | B FLASH_IRQHandler | |
| 202 | ||
| 203 | PUBWEAK RCC_CRS_IRQHandler | |
| 204 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 205 | RCC_CRS_IRQHandler | |
| 206 | B RCC_CRS_IRQHandler | |
| 207 | ||
| 208 | PUBWEAK EXTI0_1_IRQHandler | |
| 209 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 210 | EXTI0_1_IRQHandler | |
| 211 | B EXTI0_1_IRQHandler | |
| 212 | ||
| 213 | PUBWEAK EXTI2_3_IRQHandler | |
| 214 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 215 | EXTI2_3_IRQHandler | |
| 216 | B EXTI2_3_IRQHandler | |
| 217 | ||
| 218 | PUBWEAK EXTI4_15_IRQHandler | |
| 219 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 220 | EXTI4_15_IRQHandler | |
| 221 | B EXTI4_15_IRQHandler | |
| 222 | ||
| 223 | PUBWEAK TSC_IRQHandler | |
| 224 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 225 | TSC_IRQHandler | |
| 226 | B TSC_IRQHandler | |
| 227 | ||
| 228 | PUBWEAK DMA1_Channel1_IRQHandler | |
| 229 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 230 | DMA1_Channel1_IRQHandler | |
| 231 | B DMA1_Channel1_IRQHandler | |
| 232 | ||
| 233 | PUBWEAK DMA1_Channel2_3_IRQHandler | |
| 234 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 235 | DMA1_Channel2_3_IRQHandler | |
| 236 | B DMA1_Channel2_3_IRQHandler | |
| 237 | ||
| 238 | PUBWEAK DMA1_Channel4_5_IRQHandler | |
| 239 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 240 | DMA1_Channel4_5_IRQHandler | |
| 241 | B DMA1_Channel4_5_IRQHandler | |
| 242 | ||
| 243 | PUBWEAK ADC1_IRQHandler | |
| 244 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 245 | ADC1_IRQHandler | |
| 246 | B ADC1_IRQHandler | |
| 247 | ||
| 248 | PUBWEAK TIM1_BRK_UP_TRG_COM_IRQHandler | |
| 249 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 250 | TIM1_BRK_UP_TRG_COM_IRQHandler | |
| 251 | B TIM1_BRK_UP_TRG_COM_IRQHandler | |
| 252 | ||
| 253 | PUBWEAK TIM1_CC_IRQHandler | |
| 254 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 255 | TIM1_CC_IRQHandler | |
| 256 | B TIM1_CC_IRQHandler | |
| 257 | ||
| 258 | PUBWEAK TIM2_IRQHandler | |
| 259 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 260 | TIM2_IRQHandler | |
| 261 | B TIM2_IRQHandler | |
| 262 | ||
| 263 | PUBWEAK TIM3_IRQHandler | |
| 264 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 265 | TIM3_IRQHandler | |
| 266 | B TIM3_IRQHandler | |
| 267 | ||
| 268 | PUBWEAK TIM14_IRQHandler | |
| 269 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 270 | TIM14_IRQHandler | |
| 271 | B TIM14_IRQHandler | |
| 272 | ||
| 273 | PUBWEAK TIM16_IRQHandler | |
| 274 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 275 | TIM16_IRQHandler | |
| 276 | B TIM16_IRQHandler | |
| 277 | ||
| 278 | PUBWEAK TIM17_IRQHandler | |
| 279 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 280 | TIM17_IRQHandler | |
| 281 | B TIM17_IRQHandler | |
| 282 | ||
| 283 | PUBWEAK I2C1_IRQHandler | |
| 284 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 285 | I2C1_IRQHandler | |
| 286 | B I2C1_IRQHandler | |
| 287 | ||
| 288 | PUBWEAK SPI1_IRQHandler | |
| 289 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 290 | SPI1_IRQHandler | |
| 291 | B SPI1_IRQHandler | |
| 292 | ||
| 293 | PUBWEAK SPI2_IRQHandler | |
| 294 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 295 | SPI2_IRQHandler | |
| 296 | B SPI2_IRQHandler | |
| 297 | ||
| 298 | PUBWEAK USART1_IRQHandler | |
| 299 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 300 | USART1_IRQHandler | |
| 301 | B USART1_IRQHandler | |
| 302 | ||
| 303 | PUBWEAK USART2_IRQHandler | |
| 304 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 305 | USART2_IRQHandler | |
| 306 | B USART2_IRQHandler | |
| 307 | ||
| 308 | PUBWEAK CEC_CAN_IRQHandler | |
| 309 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 310 | CEC_CAN_IRQHandler | |
| 311 | B CEC_CAN_IRQHandler | |
| 312 | ||
| 313 | PUBWEAK USB_IRQHandler | |
| 314 | SECTION .text:CODE:NOROOT:REORDER(1) | |
| 315 | USB_IRQHandler | |
| 316 | B USB_IRQHandler | |
| 317 | ||
| 318 | END | |
| 319 | ;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE***** | |
